[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/async/PenaCPK00>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Alex_Kondratyev>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Enric_Pastor>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jordi_Cortadella>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Marco_A._Pe%E2%88%9A%C4%AAa>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FASYNC.2000.836774>
foaf:homepage <https://doi.org/10.1109/ASYNC.2000.836774>
dc:identifier DBLP conf/async/PenaCPK00 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FASYNC.2000.836774 (xsd:string)
dcterms:issued 2000 (xsd:gYear)
rdfs:label Formal Verification of Safety Properties in Timed Circuits. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Alex_Kondratyev>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Enric_Pastor>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jordi_Cortadella>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Marco_A._Pe%E2%88%9A%C4%AAa>
swrc:pages 2-11 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/async/2000>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/async/PenaCPK00/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/async/PenaCPK00>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/async/async2000.html#PenaCPK00>
rdfs:seeAlso <https://doi.org/10.1109/ASYNC.2000.836774>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/async>
dc:subject Formal verification, asynchronous circuits, timing analysis (xsd:string)
dc:title Formal Verification of Safety Properties in Timed Circuits. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document