A graph coloring based approach for self-checking logic circuit design.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ats/BusabaL95
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ats/BusabaL95
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fadi_Y._Busaba
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Parag_K._Lala
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FATS.1995.485356
>
foaf:
homepage
<
https://doi.org/10.1109/ATS.1995.485356
>
dc:
identifier
DBLP conf/ats/BusabaL95
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FATS.1995.485356
(xsd:string)
dcterms:
issued
1995
(xsd:gYear)
rdfs:
label
A graph coloring based approach for self-checking logic circuit design.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fadi_Y._Busaba
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Parag_K._Lala
>
swrc:
pages
327-
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ats/1995
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ats/BusabaL95/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ats/BusabaL95
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ats/ats1995.html#BusabaL95
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ATS.1995.485356
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ats
>
dc:
subject
graph colouring; graph theory; logic design; logic testing; automatic testing; integrated circuit testing; integrated logic circuits; fault location; error detection; graph coloring; self-checking; logic circuit design; residue codes; single stuck-at fault; bidirectional error; residue weights assignments; output lines; errors identification; error detection
(xsd:string)
dc:
title
A graph coloring based approach for self-checking logic circuit design.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document