Test Scheduling and Test Access Architecture Optimization for System-on-Chip.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ats/HsuHCWHWL02
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ats/HsuHCWHWL02
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-Wen_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chih-Tsun_Huang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chih-Wea_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Huan-Shan_Hsu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jing-Reng_Huang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kuo-Liang_Cheng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Youn-Long_Lin
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FATS.2002.1181746
>
foaf:
homepage
<
https://doi.org/10.1109/ATS.2002.1181746
>
dc:
identifier
DBLP conf/ats/HsuHCWHWL02
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FATS.2002.1181746
(xsd:string)
dcterms:
issued
2002
(xsd:gYear)
rdfs:
label
Test Scheduling and Test Access Architecture Optimization for System-on-Chip.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-Wen_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chih-Tsun_Huang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chih-Wea_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Huan-Shan_Hsu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jing-Reng_Huang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kuo-Liang_Cheng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Youn-Long_Lin
>
swrc:
pages
411-
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ats/2002
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ats/HsuHCWHWL02/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ats/HsuHCWHWL02
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ats/ats2002.html#HsuHCWHWL02
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ATS.2002.1181746
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ats
>
dc:
title
Test Scheduling and Test Access Architecture Optimization for System-on-Chip.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document