[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/ats/IchiharaK97>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Hideyuki_Ichihara>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Kozo_Kinoshita>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FATS.1997.643962>
foaf:homepage <https://doi.org/10.1109/ATS.1997.643962>
dc:identifier DBLP conf/ats/IchiharaK97 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FATS.1997.643962 (xsd:string)
dcterms:issued 1997 (xsd:gYear)
rdfs:label On Acceleration of Logic Circuits Optimization Using Implication Relations. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Hideyuki_Ichihara>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Kozo_Kinoshita>
swrc:pages 222-227 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/ats/1997>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/ats/IchiharaK97/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/ats/IchiharaK97>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/ats/ats1997.html#IchiharaK97>
rdfs:seeAlso <https://doi.org/10.1109/ATS.1997.643962>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/ats>
dc:subject implication, recursive learning, logic optimization, logic synthesis (xsd:string)
dc:title On Acceleration of Logic Circuits Optimization Using Implication Relations. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document