Minimizing the Number of Test Configurations for Different FPGA Families.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ats/RenovellPFZ99
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ats/RenovellPFZ99
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jean-Michel_Portal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joan_Figueras
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Michel_Renovell
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yervant_Zorian
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FATS.1999.810776
>
foaf:
homepage
<
https://doi.org/10.1109/ATS.1999.810776
>
dc:
identifier
DBLP conf/ats/RenovellPFZ99
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FATS.1999.810776
(xsd:string)
dcterms:
issued
1999
(xsd:gYear)
rdfs:
label
Minimizing the Number of Test Configurations for Different FPGA Families.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jean-Michel_Portal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joan_Figueras
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Michel_Renovell
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yervant_Zorian
>
swrc:
pages
363-368
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ats/1999
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ats/RenovellPFZ99/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ats/RenovellPFZ99
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ats/ats1999.html#RenovellPFZ99
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ATS.1999.810776
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ats
>
dc:
subject
FPGA, ATPG
(xsd:string)
dc:
title
Minimizing the Number of Test Configurations for Different FPGA Families.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document