Hardware Design and Verification Techniques for Supply Chain Risk Mitigation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/cadgraphics/LiuJQ15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/cadgraphics/LiuJQ15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bao_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gang_Qu_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yier_Jin
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FCADGRAPHICS.2015.53
>
foaf:
homepage
<
https://doi.org/10.1109/CADGRAPHICS.2015.53
>
dc:
identifier
DBLP conf/cadgraphics/LiuJQ15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FCADGRAPHICS.2015.53
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
Hardware Design and Verification Techniques for Supply Chain Risk Mitigation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bao_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gang_Qu_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yier_Jin
>
swrc:
pages
238-239
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/cadgraphics/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/cadgraphics/LiuJQ15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/cadgraphics/LiuJQ15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/cadgraphics/cadgraphics2015.html#LiuJQ15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/CADGRAPHICS.2015.53
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/cadgraphics
>
dc:
title
Hardware Design and Verification Techniques for Supply Chain Risk Mitigation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document