RiCaSi: Rigorous Cache Side Channel Mitigation via Selective Circuit Compilation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/cans/MantelSSWWW20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/cans/MantelSSWWW20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexandra_Weber
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Christian_Weinert
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Heiko_Mantel
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lukas_Scheidel
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Thomas_Schneider_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tim_Wei%E2%88%9A%C3%BCmantel
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-3-030-65411-5%5F25
>
foaf:
homepage
<
https://doi.org/10.1007/978-3-030-65411-5_25
>
dc:
identifier
DBLP conf/cans/MantelSSWWW20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-3-030-65411-5%5F25
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
RiCaSi: Rigorous Cache Side Channel Mitigation via Selective Circuit Compilation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexandra_Weber
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Christian_Weinert
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Heiko_Mantel
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lukas_Scheidel
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Thomas_Schneider_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tim_Wei%E2%88%9A%C3%BCmantel
>
swrc:
pages
505-525
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/cans/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/cans/MantelSSWWW20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/cans/MantelSSWWW20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/cans/cans2020.html#MantelSSWWW20
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-3-030-65411-5_25
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/cans
>
dc:
title
RiCaSi: Rigorous Cache Side Channel Mitigation via Selective Circuit Compilation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document