A high-performance FPGA accelerator for sparse neural networks: work-in-progress.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/cases/LuGXSZWZ17
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/cases/LuGXSZWZ17
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chao_Wang_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chongchong_Xu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fan_Sun
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lei_Gong
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xuehai_Zhou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yiwei_Zhang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuntao_Lu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3125501.3125510
>
foaf:
homepage
<
https://doi.org/10.1145/3125501.3125510
>
dc:
identifier
DBLP conf/cases/LuGXSZWZ17
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3125501.3125510
(xsd:string)
dcterms:
issued
2017
(xsd:gYear)
rdfs:
label
A high-performance FPGA accelerator for sparse neural networks: work-in-progress.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chao_Wang_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chongchong_Xu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fan_Sun
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lei_Gong
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xuehai_Zhou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yiwei_Zhang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuntao_Lu
>
swrc:
pages
12:1-12:2
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/cases/2017
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/cases/LuGXSZWZ17/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/cases/LuGXSZWZ17
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/cases/cases2017.html#LuGXSZWZ17
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3125501.3125510
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/cases
>
dc:
title
A high-performance FPGA accelerator for sparse neural networks: work-in-progress.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document