Reconfigurations for Processor Arrays with Faulty Switches and Links.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ccgrid/WuZHJ15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ccgrid/WuZHJ15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Guiyuan_Jiang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jigang_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Longting_Zhu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Peilan_He
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FCCGrid.2015.47
>
foaf:
homepage
<
https://doi.org/10.1109/CCGrid.2015.47
>
dc:
identifier
DBLP conf/ccgrid/WuZHJ15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FCCGrid.2015.47
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
Reconfigurations for Processor Arrays with Faulty Switches and Links.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Guiyuan_Jiang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jigang_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Longting_Zhu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Peilan_He
>
swrc:
pages
141-148
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ccgrid/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ccgrid/WuZHJ15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ccgrid/WuZHJ15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ccgrid/ccgrid2015.html#WuZHJ15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/CCGrid.2015.47
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ccgrid
>
dc:
title
Reconfigurations for Processor Arrays with Faulty Switches and Links.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document