[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/cf/MurganPMZGHPB04>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Bernd_Bleisteiner>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%E2%88%82rg_Pleickhardt>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Manfred_Glesner>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mateusz_Majer>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mihail_Petrov>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Peter_Zipf>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Tudor_Murgan>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ulrich_Heinkel>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F977091.977149>
foaf:homepage <https://doi.org/10.1145/977091.977149>
dc:identifier DBLP conf/cf/MurganPMZGHPB04 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F977091.977149 (xsd:string)
dcterms:issued 2004 (xsd:gYear)
rdfs:label Adaptive architectures for an OTN processor: reducing design costs through reconfigurability and multiprocessing. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Bernd_Bleisteiner>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%E2%88%82rg_Pleickhardt>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Manfred_Glesner>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mateusz_Majer>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mihail_Petrov>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Peter_Zipf>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Tudor_Murgan>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ulrich_Heinkel>
swrc:pages 404-418 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/cf/2004>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/cf/MurganPMZGHPB04/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/cf/MurganPMZGHPB04>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/cf/cf2004.html#MurganPMZGHPB04>
rdfs:seeAlso <https://doi.org/10.1145/977091.977149>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/cf>
dc:subject ITU-T G.709, multiprocessor and reconfigurable architectures, optical transport networks, standard upgrades (xsd:string)
dc:title Adaptive architectures for an OTN processor: reducing design costs through reconfigurability and multiprocessing. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document