Power-Efficient Dual-Supply 64kB L1 Caches in a 65nm CMOS Technology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/cicc/CampbellBJK07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/cicc/CampbellBJK07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Brian_Campbell_0004
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/James_Burnette
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Naveen_Javarappa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vincent_von_Kaenel
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FCICC.2007.4405834
>
foaf:
homepage
<
https://doi.org/10.1109/CICC.2007.4405834
>
dc:
identifier
DBLP conf/cicc/CampbellBJK07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FCICC.2007.4405834
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
Power-Efficient Dual-Supply 64kB L1 Caches in a 65nm CMOS Technology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Brian_Campbell_0004
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/James_Burnette
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Naveen_Javarappa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vincent_von_Kaenel
>
swrc:
pages
729-732
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/cicc/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/cicc/CampbellBJK07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/cicc/CampbellBJK07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/cicc/cicc2007.html#CampbellBJK07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/CICC.2007.4405834
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/cicc
>
dc:
title
Power-Efficient Dual-Supply 64kB L1 Caches in a 65nm CMOS Technology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document