A system-verilog behavioral model for PLLs for pre-silicon validation and top-down design methodology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/cicc/LotfyFWYMK15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/cicc/LotfyFWYMK15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Amr_Lotfy
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nasser_A._Kurd
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Praveen_Mosalikanti
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Qi_S._Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Soner_Yaldiz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Syed_Feruz_Syed_Farooq
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FCICC.2015.7338432
>
foaf:
homepage
<
https://doi.org/10.1109/CICC.2015.7338432
>
dc:
identifier
DBLP conf/cicc/LotfyFWYMK15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FCICC.2015.7338432
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
A system-verilog behavioral model for PLLs for pre-silicon validation and top-down design methodology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Amr_Lotfy
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nasser_A._Kurd
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Praveen_Mosalikanti
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Qi_S._Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Soner_Yaldiz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Syed_Feruz_Syed_Farooq
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/cicc/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/cicc/LotfyFWYMK15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/cicc/LotfyFWYMK15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/cicc/cicc2015.html#LotfyFWYMK15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/CICC.2015.7338432
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/cicc
>
dc:
title
A system-verilog behavioral model for PLLs for pre-silicon validation and top-down design methodology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document