Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/cicc/VoinigescuDCHLB05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/cicc/VoinigescuDCHLB05
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Altan_Hazneci
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Edward_S._Rogers_Sr.
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ekaterina_Laskin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Imran_Khalid
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rudy_Beerkens
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sorin_P._Voinigescu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Theodoros_Chalvatzis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Timothy_O._Dickson
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FCICC.2005.1568621
>
foaf:
homepage
<
https://doi.org/10.1109/CICC.2005.1568621
>
dc:
identifier
DBLP conf/cicc/VoinigescuDCHLB05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FCICC.2005.1568621
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
rdfs:
label
Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Altan_Hazneci
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Edward_S._Rogers_Sr.
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ekaterina_Laskin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Imran_Khalid
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rudy_Beerkens
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sorin_P._Voinigescu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Theodoros_Chalvatzis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Timothy_O._Dickson
>
swrc:
pages
111-118
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/cicc/2005
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/cicc/VoinigescuDCHLB05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/cicc/VoinigescuDCHLB05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/cicc/cicc2005.html#VoinigescuDCHLB05
>
rdfs:
seeAlso
<
https://doi.org/10.1109/CICC.2005.1568621
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/cicc
>
dc:
title
Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document