[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/cicc/ZhangDJLSGC23>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Baoyong_Chi>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Haikun_Jia>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Hongzhuo_Liu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Pingda_Guan>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Shiwei_Zhang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Shiyan_Sun>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Wei_Deng_0001>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FCICC57935.2023.10121218>
foaf:homepage <https://doi.org/10.1109/CICC57935.2023.10121218>
dc:identifier DBLP conf/cicc/ZhangDJLSGC23 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FCICC57935.2023.10121218 (xsd:string)
dcterms:issued 2023 (xsd:gYear)
rdfs:label A 100 MHz-Reference, 10.3-to-11.1 GHz Quadrature PLL with 33.7-fsrms Jitter and -83.9 dBc Reference Spur Level using a -130.8 dBc/Hz Phase Noise at 1MHz offset Folded Series-Resonance VCO in 65nm CMOS. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Baoyong_Chi>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Haikun_Jia>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Hongzhuo_Liu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Pingda_Guan>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Shiwei_Zhang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Shiyan_Sun>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Wei_Deng_0001>
swrc:pages 1-2 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/cicc/2023>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/cicc/ZhangDJLSGC23/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/cicc/ZhangDJLSGC23>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/cicc/cicc2023.html#ZhangDJLSGC23>
rdfs:seeAlso <https://doi.org/10.1109/CICC57935.2023.10121218>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/cicc>
dc:title A 100 MHz-Reference, 10.3-to-11.1 GHz Quadrature PLL with 33.7-fsrms Jitter and -83.9 dBc Reference Spur Level using a -130.8 dBc/Hz Phase Noise at 1MHz offset Folded Series-Resonance VCO in 65nm CMOS. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document