Don't forget memories: a case study redesigning a pattern counting ASIC circuit for FPGAs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/codes/SheldonV08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/codes/SheldonV08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_Sheldon
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Frank_Vahid
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1450135.1450171
>
foaf:
homepage
<
https://doi.org/10.1145/1450135.1450171
>
dc:
identifier
DBLP conf/codes/SheldonV08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1450135.1450171
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
rdfs:
label
Don't forget memories: a case study redesigning a pattern counting ASIC circuit for FPGAs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_Sheldon
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Frank_Vahid
>
swrc:
pages
155-160
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/codes/2008
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/codes/SheldonV08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/codes/SheldonV08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/codes/codes2008.html#SheldonV08
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1450135.1450171
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/codes
>
dc:
subject
ASIC, BRAM, FPGA, design patterns, high-throughput design, memory, pattern counting, redesigning circuit, stream
(xsd:string)
dc:
title
Don't forget memories: a case study redesigning a pattern counting ASIC circuit for FPGAs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document