Offloading cache configuration prediction to an FPGA for hardware speedup and overhead reduction: work-in-progress.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/codes/VazquezGS19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/codes/VazquezGS19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ann_Gordon-Ross
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Greg_Stitt
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ruben_Vazquez
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3349567.3351730
>
foaf:
homepage
<
https://doi.org/10.1145/3349567.3351730
>
dc:
identifier
DBLP conf/codes/VazquezGS19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3349567.3351730
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Offloading cache configuration prediction to an FPGA for hardware speedup and overhead reduction: work-in-progress.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ann_Gordon-Ross
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Greg_Stitt
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ruben_Vazquez
>
swrc:
pages
11:1-11:2
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/codes/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/codes/VazquezGS19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/codes/VazquezGS19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/codes/codes2019.html#VazquezGS19
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3349567.3351730
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/codes
>
dc:
title
Offloading cache configuration prediction to an FPGA for hardware speedup and overhead reduction: work-in-progress.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document