An ultra-low latency and compatible PCIe interconnect for rack-scale communication.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/conext/HuangHYHLXZ0ZH022
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/conext/HuangHYHLXZ0ZH022
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chunpu_Huang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cunming_Liang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jiayu_Hu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jie_Wu_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ming_Yan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rui_Zhang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wenxiong_Zou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yang_Xu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yibo_Huang_0005
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yiming_Zhang_0018
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yukai_Huang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3555050.3569128
>
foaf:
homepage
<
https://doi.org/10.1145/3555050.3569128
>
dc:
identifier
DBLP conf/conext/HuangHYHLXZ0ZH022
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3555050.3569128
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
An ultra-low latency and compatible PCIe interconnect for rack-scale communication.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chunpu_Huang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cunming_Liang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jiayu_Hu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jie_Wu_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ming_Yan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rui_Zhang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wenxiong_Zou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yang_Xu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yibo_Huang_0005
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yiming_Zhang_0018
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yukai_Huang
>
swrc:
pages
232-244
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/conext/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/conext/HuangHYHLXZ0ZH022/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/conext/HuangHYHLXZ0ZH022
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/conext/conext2022.html#HuangHYHLXZ0ZH022
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3555050.3569128
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/conext
>
dc:
title
An ultra-low latency and compatible PCIe interconnect for rack-scale communication.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document