PLINT layout system for VLSI chips.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dac/AnwayFR85
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dac/AnwayFR85
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Greg_Farnham
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hart_Anway
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rebecca_Reid
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F317825.317927
>
foaf:
homepage
<
https://doi.org/10.1145/317825.317927
>
dc:
identifier
DBLP conf/dac/AnwayFR85
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F317825.317927
(xsd:string)
dcterms:
issued
1985
(xsd:gYear)
rdfs:
label
PLINT layout system for VLSI chips.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Greg_Farnham
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hart_Anway
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rebecca_Reid
>
swrc:
pages
449-452
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dac/1985
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dac/AnwayFR85/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dac/AnwayFR85
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dac/dac1985.html#AnwayFR85
>
rdfs:
seeAlso
<
https://doi.org/10.1145/317825.317927
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dac
>
dc:
subject
IC layout, IC placement, IC routing, VLSI, computer-aided design, macrocell layout, standard cell layout
(xsd:string)
dc:
title
PLINT layout system for VLSI chips.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document