Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dac/ChenYLH19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dac/ChenYLH19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bosheng_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Longxiang_Yin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoming_Chen_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yinhe_Han_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3316781.3322477
>
foaf:
homepage
<
https://doi.org/10.1145/3316781.3322477
>
dc:
identifier
DBLP conf/dac/ChenYLH19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3316781.3322477
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bosheng_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Longxiang_Yin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoming_Chen_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yinhe_Han_0001
>
swrc:
pages
238
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dac/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dac/ChenYLH19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dac/ChenYLH19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dac/dac2019.html#ChenYLH19
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3316781.3322477
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dac
>
dc:
title
Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document