FITS: framework-based instruction-set tuning synthesis for embedded application specific processors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dac/ChengTM04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dac/ChengTM04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Allen_C._Cheng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gary_S._Tyson
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Trevor_N._Mudge
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F996566.996810
>
foaf:
homepage
<
https://doi.org/10.1145/996566.996810
>
dc:
identifier
DBLP conf/dac/ChengTM04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F996566.996810
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
FITS: framework-based instruction-set tuning synthesis for embedded application specific processors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Allen_C._Cheng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gary_S._Tyson
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Trevor_N._Mudge
>
swrc:
pages
920-923
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dac/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dac/ChengTM04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dac/ChengTM04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dac/dac2004.html#ChengTM04
>
rdfs:
seeAlso
<
https://doi.org/10.1145/996566.996810
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dac
>
dc:
subject
16-bit ISA, ASP, code density, configurable architecture, embedded processor, energy efficient, instruction encoding, instruction synthesis, low-power, reconfigurable processors
(xsd:string)
dc:
title
FITS: framework-based instruction-set tuning synthesis for embedded application specific processors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document