[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/dac/ChouCWCCWW09>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Chao-Ching_Wang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Chi-Neng_Wen>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Chien-Chih_Chen>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jinn-Shyan_Wang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Shu-Hsuan_Chou>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Tien-Fu_Chen>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yi-Chao_Chan>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F1629911.1630062>
foaf:homepage <https://doi.org/10.1145/1629911.1630062>
dc:identifier DBLP conf/dac/ChouCWCCWW09 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F1629911.1630062 (xsd:string)
dcterms:issued 2009 (xsd:gYear)
rdfs:label No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Chao-Ching_Wang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Chi-Neng_Wen>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Chien-Chih_Chen>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jinn-Shyan_Wang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Shu-Hsuan_Chou>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Tien-Fu_Chen>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yi-Chao_Chan>
swrc:pages 587-592 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/dac/2009>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/dac/ChouCWCCWW09/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/dac/ChouCWCCWW09>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/dac/dac2009.html#ChouCWCCWW09>
rdfs:seeAlso <https://doi.org/10.1145/1629911.1630062>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/dac>
dc:subject NOC, SOC, arbitration, level-1 non-uniform cache architecture, memory structure, multi-core, ring interconnection, single-cycle transactions (xsd:string)
dc:title No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document