[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/dac/CongW98>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Chang_Wu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jason_Cong>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F277044.277139>
foaf:homepage <https://doi.org/10.1145/277044.277139>
dc:identifier DBLP conf/dac/CongW98 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F277044.277139 (xsd:string)
dcterms:issued 1998 (xsd:gYear)
rdfs:label Optimal FPGA Mapping and Retiming with Efficient Initial State Computation. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Chang_Wu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jason_Cong>
swrc:pages 330-335 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/dac/1998>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/dac/CongW98/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/dac/CongW98>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/dac/dac98.html#CongW98>
rdfs:seeAlso <https://doi.org/10.1145/277044.277139>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/dac>
dc:subject congestion, global routing, quadratic placement, relaxed pins, routing models, supply-demand (xsd:string)
dc:title Optimal FPGA Mapping and Retiming with Efficient Initial State Computation. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document