[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/dac/Cummings08>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Clifford_E._Cummings>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F1391469.1391528>
foaf:homepage <https://doi.org/10.1145/1391469.1391528>
dc:identifier DBLP conf/dac/Cummings08 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F1391469.1391528 (xsd:string)
dcterms:issued 2008 (xsd:gYear)
rdfs:label SystemVerilog implicit port enhancements accelerate system design & verification. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Clifford_E._Cummings>
swrc:pages 231-236 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/dac/2008>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/dac/Cummings08/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/dac/Cummings08>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/dac/dac2008.html#Cummings08>
rdfs:seeAlso <https://doi.org/10.1145/1391469.1391528>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/dac>
dc:subject *, .name, SystemVerilog, Verilog, Verilog EMACS mode, implicit ports, instantiation (xsd:string)
dc:title SystemVerilog implicit port enhancements accelerate system design & verification. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document