Designing mega-ASICs in nanogate technologies.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dac/LackeyZK03
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dac/LackeyZK03
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_E._Lackey
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%C4%BErgen_Koehl
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Paul_S._Zuchowski
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F775832.776029
>
foaf:
homepage
<
https://doi.org/10.1145/775832.776029
>
dc:
identifier
DBLP conf/dac/LackeyZK03
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F775832.776029
(xsd:string)
dcterms:
issued
2003
(xsd:gYear)
rdfs:
label
Designing mega-ASICs in nanogate technologies.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_E._Lackey
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%C4%BErgen_Koehl
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Paul_S._Zuchowski
>
swrc:
pages
770-775
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dac/2003
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dac/LackeyZK03/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dac/LackeyZK03
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dac/dac2003.html#LackeyZK03
>
rdfs:
seeAlso
<
https://doi.org/10.1145/775832.776029
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dac
>
dc:
subject
design productivity, methodology, power management, signal integrity, system-on-chip, time to market
(xsd:string)
dc:
title
Designing mega-ASICs in nanogate technologies.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document