"Timing closure by design, " a high frequency microprocessor design methodology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dac/PoslusznyABCDFHKKLMNPPSTV00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dac/PoslusznyABCDFHKKLMNPPSTV00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Brian_K._Flachs
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_Boerstler
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_Meltzer
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/H._Peter_Hofstee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/J._Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/J._Peter
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joel_Silberman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_J._Nowka
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kyung_T._Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Naoaki_Aoki
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nobuo_Kojima
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ohsang_Kwon
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Osamu_Takahashi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Paul_Villarrubia
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Paula_K._Coulman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sang_H._Dhong
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stephen_D._Posluszny
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F337292.337749
>
foaf:
homepage
<
https://doi.org/10.1145/337292.337749
>
dc:
identifier
DBLP conf/dac/PoslusznyABCDFHKKLMNPPSTV00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F337292.337749
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
"Timing closure by design, " a high frequency microprocessor design methodology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Brian_K._Flachs
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_Boerstler
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_Meltzer
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/H._Peter_Hofstee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/J._Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/J._Peter
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joel_Silberman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_J._Nowka
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kyung_T._Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Naoaki_Aoki
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nobuo_Kojima
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ohsang_Kwon
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Osamu_Takahashi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Paul_Villarrubia
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Paula_K._Coulman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sang_H._Dhong
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stephen_D._Posluszny
>
swrc:
pages
712-717
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dac/2000
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dac/PoslusznyABCDFHKKLMNPPSTV00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dac/PoslusznyABCDFHKKLMNPPSTV00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dac/dac2000.html#PoslusznyABCDFHKKLMNPPSTV00
>
rdfs:
seeAlso
<
https://doi.org/10.1145/337292.337749
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dac
>
dc:
subject
CAD, PLA, chip integration, dynamic circuits0, methodology, microprocessor, timing analysis, timing closure
(xsd:string)
dc:
title
"Timing closure by design, " a high frequency microprocessor design methodology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document