[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/dac/SafarpourVBY06>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Andreas_G._Veneris>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Gregg_Baeckler>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Richard_Yuan>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sean_Safarpour>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F1146909.1147034>
foaf:homepage <https://doi.org/10.1145/1146909.1147034>
dc:identifier DBLP conf/dac/SafarpourVBY06 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F1146909.1147034 (xsd:string)
dcterms:issued 2006 (xsd:gYear)
rdfs:label Efficient SAT-based Boolean matching for FPGA technology mapping. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Andreas_G._Veneris>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Gregg_Baeckler>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Richard_Yuan>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sean_Safarpour>
swrc:pages 466-471 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/dac/2006>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/dac/SafarpourVBY06/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/dac/SafarpourVBY06>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/dac/dac2006.html#SafarpourVBY06>
rdfs:seeAlso <https://doi.org/10.1145/1146909.1147034>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/dac>
dc:subject Boolean matching, Boolean satisfiability, FPGA technology mapping (xsd:string)
dc:title Efficient SAT-based Boolean matching for FPGA technology mapping. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document