Gate sizing: finFETs vs 32nm bulk MOSFETs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dac/SwahnH06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dac/SwahnH06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Brian_Swahn
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Soha_Hassoun
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1146909.1147047
>
foaf:
homepage
<
https://doi.org/10.1145/1146909.1147047
>
dc:
identifier
DBLP conf/dac/SwahnH06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1146909.1147047
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
Gate sizing: finFETs vs 32nm bulk MOSFETs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Brian_Swahn
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Soha_Hassoun
>
swrc:
pages
528-531
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dac/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dac/SwahnH06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dac/SwahnH06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dac/dac2006.html#SwahnH06
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1146909.1147047
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dac
>
dc:
subject
FinFET, gate sizing, thermal modeling
(xsd:string)
dc:
title
Gate sizing: finFETs vs 32nm bulk MOSFETs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document