[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/dac/TomL05>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Guy_G._Lemieux>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Marvin_Tom>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F1065579.1065770>
foaf:homepage <https://doi.org/10.1145/1065579.1065770>
dc:identifier DBLP conf/dac/TomL05 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F1065579.1065770 (xsd:string)
dcterms:issued 2005 (xsd:gYear)
rdfs:label Logic block clustering of large designs for channel-width constrained FPGAs. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Guy_G._Lemieux>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Marvin_Tom>
swrc:pages 726-731 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/dac/2005>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/dac/TomL05/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/dac/TomL05>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/dac/dac2005.html#TomL05>
rdfs:seeAlso <https://doi.org/10.1145/1065579.1065770>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/dac>
dc:subject channel width constraints, clustering, field-programmable gate arrays (FPGA), packing (xsd:string)
dc:title Logic block clustering of large designs for channel-width constrained FPGAs. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document