Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dac/TsengLYJTLS16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dac/TsengLYJTLS16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bing_Li_0005
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ching-Feng_Yeh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hsiang-Chieh_Jhan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mark_Po-Hung_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tsun-Ming_Tseng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ulf_Schlichtmann
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zuo-Min_Tsai
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F2897937.2898052
>
foaf:
homepage
<
https://doi.org/10.1145/2897937.2898052
>
dc:
identifier
DBLP conf/dac/TsengLYJTLS16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F2897937.2898052
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
rdfs:
label
Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bing_Li_0005
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ching-Feng_Yeh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hsiang-Chieh_Jhan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mark_Po-Hung_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tsun-Ming_Tseng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ulf_Schlichtmann
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zuo-Min_Tsai
>
swrc:
pages
101:1-101:6
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dac/2016
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dac/TsengLYJTLS16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dac/TsengLYJTLS16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dac/dac2016.html#TsengLYJTLS16
>
rdfs:
seeAlso
<
https://doi.org/10.1145/2897937.2898052
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dac
>
dc:
title
Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document