Knowledge-based optimal IIL generator from conventional logic circuit descriptions.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dac/WatanabeMNH86
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dac/WatanabeMNH86
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/N._Horie
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/T._Masuishi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/T._Nishiyama
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/T._Watanabe
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F318013.318112
>
foaf:
homepage
<
https://doi.org/10.1145/318013.318112
>
dc:
identifier
DBLP conf/dac/WatanabeMNH86
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F318013.318112
(xsd:string)
dcterms:
issued
1986
(xsd:gYear)
rdfs:
label
Knowledge-based optimal IIL generator from conventional logic circuit descriptions.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/N._Horie
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/T._Masuishi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/T._Nishiyama
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/T._Watanabe
>
swrc:
pages
608-614
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dac/1986
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dac/WatanabeMNH86/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dac/WatanabeMNH86
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dac/dac1986.html#WatanabeMNH86
>
rdfs:
seeAlso
<
https://doi.org/10.1145/318013.318112
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dac
>
dc:
title
Knowledge-based optimal IIL generator from conventional logic circuit descriptions.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document