[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/dac/WeninVCLG89>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jacques_Wenin>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jean_Leonard>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Johan_Verhasselt>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Marc_Van_Camp>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Pierre_Guebels>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F74382.74499>
foaf:homepage <https://doi.org/10.1145/74382.74499>
dc:identifier DBLP conf/dac/WeninVCLG89 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F74382.74499 (xsd:string)
dcterms:issued 1989 (xsd:gYear)
rdfs:label Rule-based VLSI Verification System Constrained by Layout Parasitics. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jacques_Wenin>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jean_Leonard>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Johan_Verhasselt>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Marc_Van_Camp>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Pierre_Guebels>
swrc:pages 662-667 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/dac/1989>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/dac/WeninVCLG89/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/dac/WeninVCLG89>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/dac/dac89.html#WeninVCLG89>
rdfs:seeAlso <https://doi.org/10.1145/74382.74499>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/dac>
dc:title Rule-based VLSI Verification System Constrained by Layout Parasitics. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document