NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dac/ZhangSJ07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dac/ZhangSJ07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Li_Shang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Niraj_K._Jha
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wei_Zhang_0012
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1278480.1278558
>
foaf:
homepage
<
https://doi.org/10.1145/1278480.1278558
>
dc:
identifier
DBLP conf/dac/ZhangSJ07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1278480.1278558
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Li_Shang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Niraj_K._Jha
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wei_Zhang_0012
>
swrc:
pages
300-305
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dac/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dac/ZhangSJ07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dac/ZhangSJ07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dac/dac2007.html#ZhangSJ07
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1278480.1278558
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dac
>
dc:
title
NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document