cVTS: A Constrained Voronoi Tree Search Method for High Dimensional Analog Circuit Synthesis.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dac/ZhaoWLBLYYSZZ23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dac/ZhaoWLBLYYSZZ23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Aidong_Zhao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Changhao_Yan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dian_Zhou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fan_Yang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Li_Shang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xianan_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xuan_Zeng_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xudong_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhaori_Bi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zixiao_Lin
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDAC56929.2023.10247994
>
foaf:
homepage
<
https://doi.org/10.1109/DAC56929.2023.10247994
>
dc:
identifier
DBLP conf/dac/ZhaoWLBLYYSZZ23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDAC56929.2023.10247994
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
rdfs:
label
cVTS: A Constrained Voronoi Tree Search Method for High Dimensional Analog Circuit Synthesis.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Aidong_Zhao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Changhao_Yan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dian_Zhou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fan_Yang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Li_Shang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xianan_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xuan_Zeng_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xudong_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhaori_Bi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zixiao_Lin
>
swrc:
pages
1-6
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dac/2023
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dac/ZhaoWLBLYYSZZ23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dac/ZhaoWLBLYYSZZ23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dac/dac2023.html#ZhaoWLBLYYSZZ23
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DAC56929.2023.10247994
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dac
>
dc:
title
cVTS: A Constrained Voronoi Tree Search Method for High Dimensional Analog Circuit Synthesis.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document