Low power synthesis of dynamic logic circuits using fine-grained clock gating.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/date/BanerjeeRMB06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/date/BanerjeeRMB06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hamid_Mahmoodi-Meimand
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kaushik_Roy_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nilanjan_Banerjee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Swarup_Bhunia
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDATE.2006.243769
>
foaf:
homepage
<
https://doi.org/10.1109/DATE.2006.243769
>
dc:
identifier
DBLP conf/date/BanerjeeRMB06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDATE.2006.243769
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
Low power synthesis of dynamic logic circuits using fine-grained clock gating.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hamid_Mahmoodi-Meimand
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kaushik_Roy_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nilanjan_Banerjee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Swarup_Bhunia
>
swrc:
pages
862-867
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/date/2006p
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/date/BanerjeeRMB06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/date/BanerjeeRMB06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/date/date2006p.html#BanerjeeRMB06
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DATE.2006.243769
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/date
>
dc:
title
Low power synthesis of dynamic logic circuits using fine-grained clock gating.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document