System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/date/BonaZZ04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/date/BonaZZ04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andrea_Bona
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Roberto_Zafalon
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vittorio_Zaccaria
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDATE.2004.1269258
>
foaf:
homepage
<
https://doi.org/10.1109/DATE.2004.1269258
>
dc:
identifier
DBLP conf/date/BonaZZ04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDATE.2004.1269258
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andrea_Bona
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Roberto_Zafalon
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vittorio_Zaccaria
>
swrc:
pages
318-323
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/date/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/date/BonaZZ04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/date/BonaZZ04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/date/date2004-df.html#BonaZZ04
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DATE.2004.1269258
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/date
>
dc:
subject
Network-on-Chip power analysis, communication based low power design, system-level energy optimization.
(xsd:string)
dc:
title
System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document