Extending the RISC-V Instruction Set for Hardware Acceleration of the Post-Quantum Scheme LAC.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/date/FritzmannSS20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/date/FritzmannSS20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Georg_Sigl
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Johanna_Sep%E2%88%9A%C4%BClveda
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tim_Fritzmann
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.23919%2FDATE48585.2020.9116567
>
foaf:
homepage
<
https://doi.org/10.23919/DATE48585.2020.9116567
>
dc:
identifier
DBLP conf/date/FritzmannSS20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.23919%2FDATE48585.2020.9116567
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
Extending the RISC-V Instruction Set for Hardware Acceleration of the Post-Quantum Scheme LAC.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Georg_Sigl
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Johanna_Sep%E2%88%9A%C4%BClveda
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tim_Fritzmann
>
swrc:
pages
1420-1425
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/date/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/date/FritzmannSS20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/date/FritzmannSS20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/date/date2020.html#FritzmannSS20
>
rdfs:
seeAlso
<
https://doi.org/10.23919/DATE48585.2020.9116567
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/date
>
dc:
title
Extending the RISC-V Instruction Set for Hardware Acceleration of the Post-Quantum Scheme LAC.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document