An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/date/GanesanV00a
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/date/GanesanV00a
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ranga_Vemuri
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Satish_Ganesan
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDATE.2000.840290
>
foaf:
homepage
<
https://doi.org/10.1109/DATE.2000.840290
>
dc:
identifier
DBLP conf/date/GanesanV00a
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDATE.2000.840290
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ranga_Vemuri
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Satish_Ganesan
>
swrc:
pages
320-325
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/date/2000
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/date/GanesanV00a/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/date/GanesanV00a
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/date/date2000.html#GanesanV00a
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DATE.2000.840290
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/date
>
dc:
subject
Temporal Partitioning, Partial Reconfiguration, Reconfiguration Overhead, Latency Minimization, Speed-up
(xsd:string)
dc:
title
An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document