An Integrated Design Approach for Self-Checking FPGAs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dft/BolchiniSSZ03
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dft/BolchiniSSZ03
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cristiana_Bolchini
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Donatella_Sciuto
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fabio_Salice
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/R._Zavaglia
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDFTVS.2003.1250142
>
foaf:
homepage
<
https://doi.org/10.1109/DFTVS.2003.1250142
>
dc:
identifier
DBLP conf/dft/BolchiniSSZ03
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDFTVS.2003.1250142
(xsd:string)
dcterms:
issued
2003
(xsd:gYear)
rdfs:
label
An Integrated Design Approach for Self-Checking FPGAs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cristiana_Bolchini
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Donatella_Sciuto
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fabio_Salice
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/R._Zavaglia
>
swrc:
pages
443-450
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dft/2003
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dft/BolchiniSSZ03/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dft/BolchiniSSZ03
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dft/dft2003.html#BolchiniSSZ03
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DFTVS.2003.1250142
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dft
>
dc:
title
An Integrated Design Approach for Self-Checking FPGAs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document