[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/doceis/XavierBG23>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jo%E2%88%9A%C2%A3o_Goes>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jo%E2%88%9A%C2%A3o_Xavier_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Pedro_Barquinha>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1007%2F978-3-031-36007-7%5F21>
foaf:homepage <https://doi.org/10.1007/978-3-031-36007-7_21>
dc:identifier DBLP conf/doceis/XavierBG23 (xsd:string)
dc:identifier DOI doi.org%2F10.1007%2F978-3-031-36007-7%5F21 (xsd:string)
dcterms:issued 2023 (xsd:gYear)
rdfs:label Systematic Design Methodology for Optimization of Voltage Comparators in CMOS Technology. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jo%E2%88%9A%C2%A3o_Goes>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jo%E2%88%9A%C2%A3o_Xavier_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Pedro_Barquinha>
swrc:pages 279-289 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/doceis/2023>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/doceis/XavierBG23/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/doceis/XavierBG23>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/doceis/doceis2023.html#XavierBG23>
rdfs:seeAlso <https://doi.org/10.1007/978-3-031-36007-7_21>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/doceis>
dc:title Systematic Design Methodology for Optimization of Voltage Comparators in CMOS Technology. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document