Comparison of Different Thread Scheduling Strategies for Asymmetric Chip MultiThreading Architectures in Embedded Systems.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dsd/BecharaVE11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dsd/BecharaVE11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Charly_Bechara
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Etiemble
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nicolas_Ventroux
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDSD.2011.27
>
foaf:
homepage
<
https://doi.org/10.1109/DSD.2011.27
>
dc:
identifier
DBLP conf/dsd/BecharaVE11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDSD.2011.27
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
rdfs:
label
Comparison of Different Thread Scheduling Strategies for Asymmetric Chip MultiThreading Architectures in Embedded Systems.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Charly_Bechara
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Etiemble
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nicolas_Ventroux
>
swrc:
pages
181-187
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dsd/2011
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dsd/BecharaVE11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dsd/BecharaVE11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dsd/dsd2011.html#BecharaVE11
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DSD.2011.27
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dsd
>
dc:
title
Comparison of Different Thread Scheduling Strategies for Asymmetric Chip MultiThreading Architectures in Embedded Systems.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document