Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dsd/DeBMM13
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dsd/DeBMM13
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chittaranjan_A._Mandal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Debdeep_Mukhopadhyay
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kunal_Banerjee_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Partha_De
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDSD.2013.128
>
foaf:
homepage
<
https://doi.org/10.1109/DSD.2013.128
>
dc:
identifier
DBLP conf/dsd/DeBMM13
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDSD.2013.128
(xsd:string)
dcterms:
issued
2013
(xsd:gYear)
rdfs:
label
Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chittaranjan_A._Mandal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Debdeep_Mukhopadhyay
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kunal_Banerjee_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Partha_De
>
swrc:
pages
641-644
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dsd/2013
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dsd/DeBMM13/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dsd/DeBMM13
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dsd/dsd2013.html#DeBMM13
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DSD.2013.128
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dsd
>
dc:
title
Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document