A FPGA Optimised Digital Real-Time Mutichannel Correlator Architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dsd/JakobSHP07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dsd/JakobSHP07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/A._Th._Schwarzbacher
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bernhard_Hoppe
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Christian_Jakob
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Reiner_Peters
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDSD.2007.4341447
>
foaf:
homepage
<
https://doi.org/10.1109/DSD.2007.4341447
>
dc:
identifier
DBLP conf/dsd/JakobSHP07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDSD.2007.4341447
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
A FPGA Optimised Digital Real-Time Mutichannel Correlator Architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/A._Th._Schwarzbacher
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bernhard_Hoppe
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Christian_Jakob
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Reiner_Peters
>
swrc:
pages
35-42
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dsd/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dsd/JakobSHP07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dsd/JakobSHP07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dsd/dsd2007.html#JakobSHP07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DSD.2007.4341447
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dsd
>
dc:
title
A FPGA Optimised Digital Real-Time Mutichannel Correlator Architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document