Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dsd/PardosDLCRCFLMM22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dsd/PardosDLCRCFLMM22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gerard_Cand%E2%88%9A%E2%89%A5n
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Guillem_L%E2%88%9A%E2%89%A5pez-Parad%E2%88%9A%E2%89%A0s
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Max_Doblas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Miquel_Moret%E2%88%9A%E2%89%A5
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Narc%E2%88%9A%E2%89%A0s_Rodas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Neiel_Leyva
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pau_Fontova-Must%E2%88%9A%C2%A9
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Santiago_Marco-Sola
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/V%E2%88%9A%E2%89%A0ctor_Soria_Pardos
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xavier_Carril
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDSD57027.2022.00042
>
foaf:
homepage
<
https://doi.org/10.1109/DSD57027.2022.00042
>
dc:
identifier
DBLP conf/dsd/PardosDLCRCFLMM22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDSD57027.2022.00042
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gerard_Cand%E2%88%9A%E2%89%A5n
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Guillem_L%E2%88%9A%E2%89%A5pez-Parad%E2%88%9A%E2%89%A0s
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Max_Doblas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Miquel_Moret%E2%88%9A%E2%89%A5
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Narc%E2%88%9A%E2%89%A0s_Rodas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Neiel_Leyva
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pau_Fontova-Must%E2%88%9A%C2%A9
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Santiago_Marco-Sola
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/V%E2%88%9A%E2%89%A0ctor_Soria_Pardos
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xavier_Carril
>
swrc:
pages
254-261
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dsd/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dsd/PardosDLCRCFLMM22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dsd/PardosDLCRCFLMM22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dsd/dsd2022.html#PardosDLCRCFLMM22
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DSD57027.2022.00042
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dsd
>
dc:
title
Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document