[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/dsd/WangLN22>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jiajun_Lu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_L._N%E2%88%9A%C4%BC%E2%88%9A%C4%AAez-Y%E2%88%9A%C2%B0%E2%88%9A%C4%AAez>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Zijie_Wang>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FDSD57027.2022.00023>
foaf:homepage <https://doi.org/10.1109/DSD57027.2022.00023>
dc:identifier DBLP conf/dsd/WangLN22 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FDSD57027.2022.00023 (xsd:string)
dcterms:issued 2022 (xsd:gYear)
rdfs:label A Low-complexity FPGA TDC based on a DSP Delay Line and a Wave Union Launcher. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jiajun_Lu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_L._N%E2%88%9A%C4%BC%E2%88%9A%C4%AAez-Y%E2%88%9A%C2%B0%E2%88%9A%C4%AAez>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Zijie_Wang>
swrc:pages 101-108 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/dsd/2022>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/dsd/WangLN22/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/dsd/WangLN22>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/dsd/dsd2022.html#WangLN22>
rdfs:seeAlso <https://doi.org/10.1109/DSD57027.2022.00023>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/dsd>
dc:title A Low-complexity FPGA TDC based on a DSP Delay Line and a Wave Union Launcher. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document