Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dsd/WilleFMALD08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dsd/WilleFMALD08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/G%E2%88%9A%E2%88%82rschwin_Fey
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gerhard_Angst
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lothar_Linhard
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Marc_Messing
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Wille
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rolf_Drechsler
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDSD.2008.53
>
foaf:
homepage
<
https://doi.org/10.1109/DSD.2008.53
>
dc:
identifier
DBLP conf/dsd/WilleFMALD08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDSD.2008.53
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
rdfs:
label
Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/G%E2%88%9A%E2%88%82rschwin_Fey
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gerhard_Angst
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lothar_Linhard
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Marc_Messing
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Wille
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rolf_Drechsler
>
swrc:
pages
542-549
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dsd/2008
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dsd/WilleFMALD08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dsd/WilleFMALD08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dsd/dsd2008.html#WilleFMALD08
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DSD.2008.53
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dsd
>
dc:
title
Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document