Tolerating Hard Faults in Microprocessor Array Structures.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dsn/BowerSOS04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dsn/BowerSOS04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_J._Sorin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fred_A._Bower
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Paul_G._Shealy
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sule_Ozev
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDSN.2004.1311876
>
foaf:
homepage
<
https://doi.org/10.1109/DSN.2004.1311876
>
dc:
identifier
DBLP conf/dsn/BowerSOS04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDSN.2004.1311876
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
Tolerating Hard Faults in Microprocessor Array Structures.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_J._Sorin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fred_A._Bower
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Paul_G._Shealy
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sule_Ozev
>
swrc:
pages
51-60
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dsn/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dsn/BowerSOS04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dsn/BowerSOS04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dsn/dsn2004.html#BowerSOS04
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DSN.2004.1311876
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dsn
>
dc:
title
Tolerating Hard Faults in Microprocessor Array Structures.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document