Design with low complexity fine-grained Dual Core Lock-Step (DCLS) RISC-V processors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/dsn/NikiemaKTS23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/dsn/NikiemaKTS23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Angeliki_Kritikakou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Marcello_Traiola
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Olivier_Sentieys
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pegdwende_Romaric_Nikiema
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FDSN-S58398.2023.00062
>
foaf:
homepage
<
https://doi.org/10.1109/DSN-S58398.2023.00062
>
dc:
identifier
DBLP conf/dsn/NikiemaKTS23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FDSN-S58398.2023.00062
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
rdfs:
label
Design with low complexity fine-grained Dual Core Lock-Step (DCLS) RISC-V processors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Angeliki_Kritikakou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Marcello_Traiola
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Olivier_Sentieys
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pegdwende_Romaric_Nikiema
>
swrc:
pages
224-229
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/dsn/2023s
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/dsn/NikiemaKTS23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/dsn/NikiemaKTS23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/dsn/dsn2023s.html#NikiemaKTS23
>
rdfs:
seeAlso
<
https://doi.org/10.1109/DSN-S58398.2023.00062
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/dsn
>
dc:
title
Design with low complexity fine-grained Dual Core Lock-Step (DCLS) RISC-V processors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document