A Script-Based Cycle-True Verification Framework to Speed-Up Hardware and Software Co-Design of System-on-Chip exploiting RISC-V Architecture. | D2R Server publishing the DBLP Bibliography Database, hosted at L3S Research Center

Property	Value
dcterms:bibliographicCitation	<http://dblp.uni-trier.de/rec/bibtex/conf/dtis/ZulbertiNF21>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Luca_Fanucci>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Luca_Zulberti>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Pietro_Nannipieri>
foaf:homepage	<http://dx.doi.org/doi.org%2F10.1109%2FDTIS53253.2021.9505139>
foaf:homepage	<https://doi.org/10.1109/DTIS53253.2021.9505139>
dc:identifier	DBLP conf/dtis/ZulbertiNF21 (xsd:string)
dc:identifier	DOI doi.org%2F10.1109%2FDTIS53253.2021.9505139 (xsd:string)
dcterms:issued	2021 (xsd:gYear)
rdfs:label	A Script-Based Cycle-True Verification Framework to Speed-Up Hardware and Software Co-Design of System-on-Chip exploiting RISC-V Architecture. (xsd:string)
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Luca_Fanucci>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Luca_Zulberti>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Pietro_Nannipieri>
swrc:pages	1-6 (xsd:string)
dcterms:partOf	<https://dblp.l3s.de/d2r/resource/publications/conf/dtis/2021>
owl:sameAs	<http://bibsonomy.org/uri/bibtexkey/conf/dtis/ZulbertiNF21/dblp>
owl:sameAs	<http://dblp.rkbexplorer.com/id/conf/dtis/ZulbertiNF21>
rdfs:seeAlso	<http://dblp.uni-trier.de/db/conf/dtis/dtis2021.html#ZulbertiNF21>
rdfs:seeAlso	<https://doi.org/10.1109/DTIS53253.2021.9505139>
swrc:series	<https://dblp.l3s.de/d2r/resource/conferences/dtis>
dc:title	A Script-Based Cycle-True Verification Framework to Speed-Up Hardware and Software Co-Design of System-on-Chip exploiting RISC-V Architecture. (xsd:string)
dc:type	<http://purl.org/dc/dcmitype/Text>
rdf:type	swrc:InProceedings
rdf:type	foaf:Document