High Level Testbench Generation for VHDL Models.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ecbs/DeniziakS99
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ecbs/DeniziakS99
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Krzysztof_Sapiecha
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stanislaw_Deniziak
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FECBS.1999.755873
>
foaf:
homepage
<
https://doi.org/10.1109/ECBS.1999.755873
>
dc:
identifier
DBLP conf/ecbs/DeniziakS99
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FECBS.1999.755873
(xsd:string)
dcterms:
issued
1999
(xsd:gYear)
rdfs:
label
High Level Testbench Generation for VHDL Models.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Krzysztof_Sapiecha
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stanislaw_Deniziak
>
swrc:
pages
146-151
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ecbs/1999
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ecbs/DeniziakS99/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ecbs/DeniziakS99
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ecbs/ecbs1999.html#DeniziakS99
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ECBS.1999.755873
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ecbs
>
dc:
subject
testbench, VHDL, simulation.
(xsd:string)
dc:
title
High Level Testbench Generation for VHDL Models.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document