Model-integrated parallel application synthesis.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ecbs/Lodeczi97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ecbs/Lodeczi97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/A._Lodeczi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FECBS.1997.581775
>
foaf:
homepage
<
https://doi.org/10.1109/ECBS.1997.581775
>
dc:
identifier
DBLP conf/ecbs/Lodeczi97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FECBS.1997.581775
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
rdfs:
label
Model-integrated parallel application synthesis.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/A._Lodeczi
>
swrc:
pages
38-45
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ecbs/1997
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ecbs/Lodeczi97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ecbs/Lodeczi97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ecbs/ecbs1997.html#Lodeczi97
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ECBS.1997.581775
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ecbs
>
dc:
subject
software engineering; model-integrated parallel application synthesis; parallel computer architectures; Texas Instruments TMS320C40; Analog Devices ADSP21060; I/O bandwidth; flexible topology; embedded parallel signal processing; software engineering; complexity; hardware topology; model-integrated programming environment; Multigraph Architecture; high-level system models; network of processors
(xsd:string)
dc:
title
Model-integrated parallel application synthesis.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document